



Hardware Design Standards

for the

<Program Name>

Document No: <Doc Number>

Revision: -

<Name>, Program Manager

Date

<Name>, Technical Project Lead

Date

<Name>, Engineer

Date

<Name>, Quality Engineer

Date

Notice

This document and the information contained herein are the property of <Company Name>. Any reproduction, disclosure or use thereof is prohibited except as authorized in writing by <Company Name>. Recipient accepts the responsibility for maintaining the confidentiality of the contents of this document.

Table of Contents

Section	Page
1.0 INTRODUCTION	5
1.1 Purpose	5
1.2 Scope	5
1.3 Acronyms and Abbreviations	6
1.4 Applicable Documents	7
1.4.1 External Documents	7
1.4.2 Internal Documents	7
2.0 DESIGN GUIDELINES	8
2.1 Design Entry Guidelines	8
2.1.1 Top-level Design	8
2.1.2 Functional Block Design	8
2.1.3 Hierarchical Design	8
2.1.4 Synchronous/Asynchronous Design	8
2.1.5 Gated Clock	8
2.1.6 Revision Label	9
2.1.7 Source Readability	9
2.2 Post-Route Guidelines	9
2.2.1 Static Timing Analysis	9
2.3 Process-Related Guidelines	9
2.3.1 Device & Tool Selection	9
2.3.2 Traceability & Archive	10
2.3.3 Prototype Activity	10
2.3.4 Design Description	11
2.3.5 Previously Developed Module	11
3.0 FUNCTIONAL FAILURE PATH ANALYSIS	12
3.1 Introduction	12
3.2 Conducting the Functional Failure Path Analysis	12
3.2.1 Identify Functions and Design Assurance Levels	13
3.2.2 Propose Architecture	13
3.2.3 Identify FFP's	13
3.2.4 Define Implementation and Check for Potential Common Mode FFP's	13
3.2.5 Choose Design Assurance Strategy	13
3.2.6 Accept Design Assurance Strategy	13
3.2.7 Decompose FFP's	13
3.2.8 Modify Implementation	13
3.2.9 Revise Architecture	14
4.0 DESIGN PROCESS	15
4.1 Initial Design	15
4.1.1 Inputs	15
4.1.2 Outputs	15
4.1.3 Process	15
4.2 Detail Design with Functional Simulation	16
4.2.1 Inputs	16
4.2.2 Outputs	16

4.2.3	Process	16
4.3	Synthesis.....	17
4.3.1	Inputs	17
4.3.2	Outputs	17
4.3.3	Process	17
4.4	Place & Route.....	18
4.4.1	Inputs	18
4.4.2	Outputs	18
4.4.3	Process	18
4.5	Post-Route Simulation	19
4.5.1	Inputs	19
4.5.2	Outputs	19
4.5.3	Process	19
4.6	Device Programming and Test	20
4.6.1	Inputs	20
4.6.2	Outputs	20
4.6.3	Process	20
4.7	Documentation Release	21
5.0	TOOLS.....	22