



Hardware Requirements Standards

for the

<Program Name>

Document No: <Doc Number>

Revision: -

<Name>, Program Manager

Date

<Name>, Technical Project Lead

Date

<Name>, Engineer

Date

<Name>, Quality Engineer

Date

Notice

This document and the information contained herein are the property of <Company Name>. Any reproduction, disclosure or use thereof is prohibited except as authorized in writing by <Company Name>. Recipient accepts the responsibility for maintaining the confidentiality of the contents of this document.

<Doc Number> Page 2 of 41 Rev. -

Table of Contents

Section	Page
1.0 INTRODUCTION	5
1.1 Purpose	5
1.2 Scope.....	5
1.3 Acronyms and Abbreviations	6
1.4 Applicable Documents	7
1.4.1 External Documents.....	7
1.4.2 Internal Documents	7
2.0 HARDWARE REQUIREMENTS STANDARDS	8
2.1 Characteristics of Requirements Data	10
2.1.1 Unambiguous.....	10
2.1.2 Complete.....	10
2.1.3 Verifiable.....	10
2.1.4 Consistent	10
2.1.5 Modifiable.....	10
2.1.6 Traceable.....	11
2.1.7 Unique	11
3.0 DEVELOPMENT METHODS.....	12
3.1 System Level Requirements	12
3.1.1 System Level Requirements Output	13
3.2 Hardware Requirements	13
3.2.1 Input Requirements	15
3.2.2 Functional Requirements	15
3.2.3 Output and Performance Requirements	15
3.2.4 Timing Requirements	15
3.2.5 Boolean Requirements.....	15
3.2.6 Textual Case Format	16
3.2.7 Robustness Requirements.....	16
3.2.7.1 Behavioral Hardware Requirements.....	17
3.2.7.2 Structural Hardware Requirements	18
3.2.7.3 Physical Hardware Requirements	18
3.2.8 Hardware Requirement Review Criteria.....	19
4.0 REQUIREMENTS NOTATION	20
4.1 System Level Requirement Notation.....	20
4.1.1 System Level Place Holder for Derived Requirements	20
4.1.2 System Level Requirements Identification.....	20
4.2 Hardware Requirements Notation	21
4.3 Derived Hardware Requirements Notation.....	21
4.4 Requirements Traceability.....	22
5.0 DERIVED HARDWARE REQUIREMENTS.....	23
5.1 Output of Derived Hardware Requirements That Are Not Traceable.....	23
5.2 Output of Derived Hardware Requirements That Are Traceable	23
6.0 REQUIREMENTS DEVELOPMENT TOOLS.....	24

6.1	Requirements Traceability Management System	24
7.0	APPENDIX A: HARDWARE REQUIREMENTS DOCUMENT EXAMPLE	25
8.0	SYSTEM OVERVIEW	26
8.1	System Functional Description.....	26
8.2	System Architecture.....	26
8.3	2.3 System Requirements.....	27
9.0	HARDWARE OVERVIEW.....	29
9.1	Hardware Functions	29
9.2	Hardware Architecture.....	29
9.2.1	<i>Computation</i>	<i>30</i>
9.2.2	<i>Entry/Exit sensor</i>	<i>31</i>
9.2.3	<i>Keypad Entry Panel.....</i>	<i>31</i>
9.2.4	<i>Display Panel</i>	<i>31</i>
9.2.5	<i>PIC Controller Interface & Fault Monitoring</i>	<i>32</i>
9.2.5.1	<i>PIC Controller & ARINC 429 FPGA Interface</i>	<i>33</i>
9.3	Hardware Safety and Partitioning.....	34
10.0	HARDWARE REQUIREMENTS IDENTIFICATION.....	35
10.1	System Level Requirements Allocated to Hardware	35
10.2	High-Level Hardware Requirements Definition	35
10.3	Regulatory Compliance.....	35
10.4	Computation	35
10.5	Entry / Exit Detection	36
10.6	Keypad Entry	36
10.7	Display	36
10.8	Fault Monitoring and ARINC 429 Data Transmit	37
11.0	REQUIREMENTS TRACEABILITY MATRIX	40